				CON ZIAL B	#ATEK (1996) SA17B
(51) far C1, *	五別記句	作用复数器号	FI		
NOIT 33/13			• •		在的名名主席
11/11	4	6921-cg			<i>m</i>

\*016 13/13

(11) 出迎を与 ###6-284536

(71) 出篇日 平成6年(1994)10月26日

大日本的製品式食社 黄素医新度医示写此复约一丁香 1 章 1 号

(72)克明省 八木 省

京京位新度区市省此文町一丁县 1 書 1 号

大日本即制品式会社內

(72) 兄弟者 日日 江田

京京都新建区市省企业的一丁县 1 年 1 号

大日本印制的式会长内

(70代管人 异理士 小四 炸员


(71)比据人 000002897


(14) 【充氧の名称】推理対止型率基本以配とそれに用いられるリードフレーム。及び推算対止型率基本共変の数量方法

### (57) (夏約)

【音的】 芝加马斯森州企业中最终的企业政化。 本 夏麗化が求められている中、辛温を象征パッケージテイ ズにおけるテップの占有をを上げ、単名体区域の小型化 に対応させ、共時に収扱のTSOP等の小型パッケージ に囲起てあった支なるタビン化を実表した密度制止整中 BREELERTS.

【収成】 中部体質中の菓子製の器に、平本作品子の箱 子と電気的に繊維するための内部幾乎部と、半部体表乎 の理子供の超へを交してお思へと向くおお言葉への位置 のための外部電子書と、意名内部電子等と外部電子部と モモ地下も独成リード値とモータとした女皇のリード部 とそ、絶象推荐材度を介して、数をして収けており、点 つ、動物基板中への実施のための平田からなる外部電板 そ前記沈皇のもリードの万里立子書に正ねませ、少なく、 とも森北本書からなう外部党長の一部に智慧部より外部 に異出させて急けている。





(以だけぶらと色)

(按求集1) 半点化生子の粒子外の圧に 二氢化生子 の電子と変素的には終するための内質はそれで、半点は 女子の女子町の正へ送ぶしてためへと向くたま包持への 住民のための外部電子部と、応辺内部電子量とお鼠電子 越とを連絡するは沢リードボとモーはとしたリード並も 在配面、地路は早れ着も介して、他をしてなけており。 ・直つ。回暦基本サベの天共のためりを圧からなる方式章 極を向花は飲のをリードの方式は子島に延ねさせ、少な くとも約22年色からなら方式を成の一世に参加したカガー(6)方面数子製造に半色からなら方式を指えておする工作。 おに足出させて近けていることを見たとても世界日本章 丰满年2五.

【建太保2) - 建太保1において、半点は京子の以子は 半温はミ子の双千匹の一只の辺の耳中心が異とにそって 配置されており、リードがはなかのは子を展びように対 用し向記一対の辺にない云けられていることを共復とす 5张路到止型半端在负责。

【雑念理3】 単名は菓子の菓子と写気的にひまてるた のの内部双子部と、外部区はと見及てったのの方針及子 部と、京記内包電子部との意電子部とも連絡する指表リー18 一ド郎とを一体とし、33万貫な子献を、住式リード型を 介して、リードフレームをから区文でる一方向的に交出 をせ、対向し先は部内士で選ば都を介しては見する一封 り内部電子駅を攻撃がけており、立つ、されば電子部の 予解で、 は状 リード感 と並なし、一年として全年を保持 Fる外に載を立けていることをH正とするリードフレー

【森水塚4】 中语作素子の菓子飲の墓に、中途作業子 1種子と写気的に基礎するための内を属于群と、平晶体 子の選子街の笛へを交してかあへと向く外名包含への 10 親のための外包以下部と、爪辺内の第千部と力を属于 とも基基するほぼリード部とモー丼としたな色のリー 鮮とそ、心味度を北京モガして、思考して及けてお · 旦つ。但路高近年への支衣のための平田からなられ 電磁を収記技数のもリードの力を基子部に連絡をせ、 なくとも母兄を由からなるの言意味の一葉は智慧部と 外部に高出させて及けている世界対立要率は非常量の 2万単であって、少なくとも、 (A) エッテングDI て、単帯体質子の電子と電気的にお菓子もための内容 予部と、外部回路と投放するための外部度子部と、R(1) 7部親子部と外部は平野とも選集する技能リードがと 一体とし、双外配電子銀モ、ほぼリードをモ介して、 - ドフレーム面から巨文する一方の町に貸出させ、ガ - 先級部院士で選絡部モガしては尽する一対の内閣は 『毛を広念けており、点つ、もの事場子を心の象で、 !リード群と連結し、一年として2年を卒乃てられた 及けているリードフレームモル包する工せ、(8) (リードフレームの外観電子書供でない面(書紙)に :祥毛数け、打ち以名金型により、共同する内里是干

けられた絶縁がとそのちばず、リートフレーとのけらば かれた意分があるほぼその第三郎にくらごうにして、お 延月年はもだして、リートフレーム2mをcauまそへ 応じてう工せ。 (C) リードフレームの丸ねまを含む不 星の配分を打ちはを企製によりの飲料金でも工程。

(D) 単葉化量子の電子部と、切断を力で、その化量子 へ信封された内閣は子供の先輩就ともワイセポンディン グしたほに、形理により方を昇子制度のみも方をに収出 コープタはそれにする工程。(E) 応記方式に反出した とも含むことを中国とする原理民主版を通り出産の旨を 7 E.

(見勢の打破な民味)

100011

【蔵露上の利用分針】本尺単は、中温なま子をなどでも 御耳針止型の中は年末度(ブラスチックパッケージ)に 終し、共に、女は世広を向上をせ、立つ、多ピン化に対 応できる本語の名書とその料理方法に成てる。 [0002]

【双星の江南】近年。 平謀女衣はは、本具権化、小型化 技術の選歩と電子競技の基性軟化と発展型小化の傾向 (時度) から、LSIのASICに代表されるように、 ま丁ま丁本兵化化、本総政化になってきている。これに だい。リードフレームを無いた対比型の4343至ブラ ステックパッケージにおいても、その無尺のトレンド M. SOJ (Small Outline)-Lead ed Package) PQFP (Quad Flat P.さく Vage) のような元星実装型のパッケージを 権で、TSOP (Tin Small Outline Package)の以及による常型化モ王組としたパ ッケージの小型化へ、そうにはパッケージ内質の3 4元 化によるチップせめ効果の上を目的としたしOC(Le ed On Chip) の鉄道へと選択してせた。しか し、豊富野止型手端を基度パッケージには、本意性化。 本番葉化ととしに、甘に一度の多ピン化、有気化、小包 たが思めらており、上記賞乗のパッケージにおいてもテ ップ九県部分のリードの引き回しがあるため、パッケー ジの小量化に維界が見入てせた。また、TSOPBの小 タパッケージにおいては、リードの引き回し、ピンピッ

テからタピン化に対しても離れが見えてせた。 100031

【免明が解決しようとする意思】 上記のように、更なる 複数針止型平点非常性の高泉は化、存住以化が立められ ており、駅間対止型半線音楽器パッケージの一層の多ど ン化、鼻裂化、小型化が出められている。本見明は、こ のような状況のもと、中温度全量パッケージサイズにか けるテップのるな本も上げ、中華日本区の小型化に対応 させ、鹿馬高祖への女皇高彦も低減できる。おう、原共 基底への実施を吹き用上させることができる音なり止力 士を放棄する遺紀感とは正理意に力にする意思に立った。 まはお金属を投票しようとするものである。また、年代

に位表の下SOPSの小型パッケージに困難であった更 なる多ピン化を実現しようとてろしのである。

100041

【は越モが色するための年段】本見紙の複雑対止要求選 **体製量は、年間体系子の基子側の面に、年間体象子の基** 子と写系的に延旋するための内質度子部と、不過位ま子 の以子供の笛へ正欠してガロへと向くガロ巨背への背丘 のための外別被子型と、京記内製菓子館と外配電子以と そ及れてる技法リード似とモーはとした甘泉のリードの とで、足益は早日度モ介して、数型して立けており、夏 10 つ。色質点は有べの皮質のための本因からなる方式を感 その記さなのもリードの力量は子裏に正確させ、少なく とも氏花平田からなる方面を基の一部は家庭をより方面 に腐出をせて立けていることを異常とするものである。 商。上記において、内容電子器と方葉電子器とモーなと した江北のリード部の紀列を中華を急子の電子側面上に 二次元的に配列し、外野な星爪をキ出ポールにて足成す SCEELDBOA (Ball Cric Arra y) タイプの程度対比型半端は基理とすることもでき 3.

【0005】そして、上足において、平高は菓子の菓子 は中語食品子の菓子節の一分の辺の耳中心包蔵上にそっ て配益されており、リード部は富良の超子を決むように 対向しお記一分の辺に思いなけられていることを共復と するものである。また、ま党時のリードフレームは、訳 経対止収率退休以産用のリードフレームであって、 平保 体菓子の菓子と電気的に基基するための内包建子群と、 外部団背と世間するための外部電子思と、 似足内閣電子 部と外部は予節とも近はするは反リード部とモー体と し、私の意味を言そ、は無リード部を介して、リードフ レーム部から直交する一方向側に交出させ、対向し気器 部構士で連貫部を介して住民する一分の内部電子部を及 象壁けており、直つ、6万多年子部の万貫で、世間リー ド郎と蓮草し、一年として会界を保持する方の部を設け ていることも外段とするものである。用、上足リードフ レームにおいて、内部電子部と力部電子部とそれを基础 する強敵リード部とモー体とした最为モ世歌リードフレ 一ム部に二次元的に配入するしておぼすることによりも GA (Ball Grid Array) 9470ER 対正数単端在包息点のリードフレームとすることもでき (8 B.

【0006】本民族の旅程制止奴甲裔朱京在の報道方程 は、卓越作業子の電子側の間に、早間弁束子の電子とな 気的に起源するための内部能干部と、中部なま子の電子 倒の者へを交してお思へと向くお話書話への意思のため の外部院子部と、公記内部総子部と外部院子部とを選絡 丁名後級リード部とモー你とした元気のリード部とモ.. 絶無性者料理を介して、 数ポして益けており、 上つ、 値 英基紙等への支生のための本書からなるが単名を長之 を立めるリードのの立立子堂に行なさせ、ルハノントの

足を色からなる方式を見り一番は単枝だようっぱにはこ させて低けている新春月点登するの民業の経済方法です うて、少なくとも、(A)エッチングはエにて、 a al u 京子の本子と名気的にははてうための内が電子 詳と、方 部伍等と見成するための方式度子群と、 応紀内 武武子家 と外収収子見とを選択する方だりートRとを一年とし、 なお鮮森子郎を、印度リード战を介して、 リードフレー ム都から正文する一方向的に兵士させ、 対向し 元章 配馬 まてきは耳を介してはまてる一月の内は双子 町 もれ 巨 立 - けており、且つ、ものを菓子包の方面で、 放成 リート群 と連絡し、一体として主なもほ所でる力な用も立りでい ろりードフレームモガなてる工業。(8) 収足リードフ レームのガミ以子を倒てない器(左回)に始会なを改 け、月5以を金型により、共向する内部電子系属士を採 現する温料部と以近4年に対応する位置に なけられた地 一声と七月ちはせ、リードフレームの月ちほかれた部分 が申請は多子の菓子並にくるようにして、 食之性を 杖を 介して、リードフレーム全体を平温はま子へ反乱する工 性。(C)リードフレームの丸にはそさび不要の部分モ 14 - 打ちはで金少により切断弁条する工程。(D) 半端 体景 子の電子供と、切断されて、半年は菓子へは思された内 盆曜子部の元章部とモワイヤボンデイングした礼に、 何 旦によりの思想子書匠のみその書に意出させて金件を封 止する工程。(E)教記方式に貫出した外部電子部部に 宇宙からなる外部電響を作品する工程。 とそなびことを 特殊とするものである。

[0007]

20

【作用】ま見味の智及対止気を選弁を包は、上記のよう な状態にすることにより、キミな女性パッケージサイズ におけるチップの占するモ上げ、中国は名屋の小型化に 対応できるものとしている。から、平安井京屋の田井高 低への食品をはも低減し、医薬品質への食品を皮の向上 を可能としている。なしくは、内容電子製、外容電子製 とモー弁とした江京のリード書も中華女女子部に始始後 ☆~~マガレて御堂し、公記5年増子部に平田からなる 万郎電観賞を連載させていることより。 名屋の小型化モ は成している。そして、上記4日からなる外部を選挙 を、中部体区平面には平月な易で二次元的に配択するこ とにより、中華世界書の多ピン化を可能としている。 本 最からなる力量を包括モキロボールとし、二次元的には の意思を思せた対した場合にはBCAタイプとなり、 中 祖仲皇皇の多ピン化にも対応できる。また、上記におい で、辛富保息子の菓子が申请を菓子の菓子部の一分の辺 の以中心部員上にそって記載され、リード部は確保の報 子を果ひように対向しれ足=対の辺に思い赴けられてお り、延季な単進とし、意思性に苦した共進としている。 本党祭のリードフレームは、上足のような異点にするこ とにより、上記製なり止型を基本を反の製造を可能とす。 るものであるが、過せのリードフレームと異様のエッチ

(実施例) 本見朝の世段別止型平原年基底の実施民を以 下、回にそって説明する。回1(2)はまま変数単な計 止型中華は次定の断定数は回ており、 殴((6)は資金 の最後のである。 図1 中、100に甲殻打造業を基本集 産。101は中国は無子、102はリード点、102A 位内部以子部、1020位为武成子墓、102C位居民 10 リード部、101人に双子房(パッド部)、103ほフ イヤ、104は絶経済電料、105に保護部、106ほ 半田(ベースト)からなる介証常度である。 本実施資金 羅封正型半退休息度は、最近するリードフレームを用い たもので、内式双子郎102人、九郎双子郎1028モ 一体とした七字型のリードは102を多数半端は菓子! 0.1 上に始後世紀月1.0 くそかして厚底し、息つ、水部 娘子割1028元に下出からなるの点を低を**形立む**10 5 より丸型へ突出させて立けた。パッケージを住が料率 選び名使の面接に接当するだけ打止型キモルと思てみ り。回知る近へ万女される点には、本田(ペースト)を 応収、動化して、方台電子第1028かの 都在界と党集 的比较观点机名。本文指典的政制业发生各种基础证,因 1 (b) に示すように、 本名を菓子 1 0 1 の電子器 (A ッド部)101人は年書年ま子の中心はしはそろれ向し て2番づつ。中心無しに分って記載されており、リード 製1026、内部電子部102人が森記電子部(パッド 益) に思った位置に本意義表子(0)の高の方気に中心 日を終ふ対向するように配置を力でいる。 力量進予制 ] O 2 急は内部電子器 I O 2 人からは戻り一ド部 I O 2 C (o を介して終れて意味し、ほぼまる体を子の収集をでに置 - た位置で半点のエ午面に位欠する方向に、 住民リード 1020がしずに色がり、外部は子思1028に七の丸 18に位置し、年起女皇子の匠に平月な匠万円で一次元的 :配列をしている。如ち、中心はしも飲みてれのの料象 <sup>1</sup>毎102日の配列を放けている。さして、それ似似于 3に選起をせ、平田(ベースト)からならのまちぎ10 ・毛衛政制105よりの目に立出させて及けている。 1. 純粋技者は104としては、100ヵmほのボリイ F系の熱可型性がを取出出 1 2 2 C (8 立化成份医金 10

と名)(果いたが、粒には、シリコンズのボリイミド) TA1715 (日本ペークライト株式を仕) や単様化学 万万见HC52C0(医阴禁延后式会社位数) 军产的地 げられる。上応常延興では、 年田ペーストからなるれる さばであるが、この気分は半色ボールに代えてしまい。 点。本天見的を移到止気を成在2回は、上之のように、 パッケージを在かれるよの名の正体に発音する。心は 的に小型化されたパッケージであるが、何ろカロについ ても、鳥)、0mm乗以下にすることができ、R宮も町 - 10 一株に達れてどうものである。 エヌ 幕界においては力 都な 医盆モ、キョロタラ子の双子器(パッド素)に向いて界に 尼共したが、本選体象子の電子の位氏を二次元的に配成 し、大思ル子配と外部除子袋との一体となった最みを改 食。本語は京子の森子を制に二次元的に配表して信息す ることにより、本点は思子の、一種の多ピン化に十分対 STES.

【0009】 広いで、主見外のリードフレームの玄花向 を思げ、名にもとづいて広帆する。 本実場的リードフレ 一ムは、上尺矢筋矢を退れる区に思いられたものであ う。R2は実施的リードフレームの平正都を示すしの で、割2中、200はリードフレーム、201に内部は 子郎、202ほが都無子郎、203ほほ反り一ド部、2 0 4 は盆以多、2 0 5 ほかたぎである。リードフレーム は428金(Ni42%のFc8金)からなり、リード フレームのなさは、内部放子型のある発力器でり、05 mm。介質量子質のある原典器での、 2 mmである。内 部総子部の対向する先継部県土を連続する連絡部205 も背角(O、 O S mm 部)に左式されており、使送する 辛基弁以及もかなする 無の打ちは 名金 起にて打ち ほきし あい終落となっている。 本実元件では外部部子供202 38 は九状であるが、これに確定はされない。また、リード フレームタリとして42合文を思いたがこれに足定され ない。似る含までも良い。

【0010】 次に、上記支属内リードプレームの包込力化を限を無いてが悪に改明する。即412支資内リードフレームを製造した工程を示したものである。元年、4200月を含金(N 442×0月を含金)からなる。毎を0、20mmのリードフレーム無料300を印度し、低の出版を設備可を行いAく成件的難した(即2(a))は、リードフレーム無料300の展記に承代代のレジスト301を全域し、にはした。(即3(b))、

まいで、リードフレーム無は300の無底から所定のパ ダーン基を吊いてレジストの所定の部分のみに収えを行った後、収息必定し、レジストパターン301人をお成 した。(図3 (c))

用レジストとでしば東京応告を含せまのネガ松屋状レジスト (PMを Rレジスト) もを用した。次いで、レジストパターン301人を耐磨を登録として、57°C、48ポーメのをたま二級水母をにて、リードフレーム無料300の異様からスプレイエッチングして、のおおは

の平正区が聞きにデモガシリートフレーニをはなした (23 (c)). 62 (b) 00; 620A) - A2C おける以正なである。このは、レジストを水皿したほ。 肌神処理を取したは、 原定の医療(内部収予配分を含む 痛味)のみに生メッキを見を行った。(広3(e)) 曲、上記リードフレームの普通工法においては、図 2 (も) に示すように、厚た那と葉にある形成するため、 方配電子形成を新からのエッチング (席台) を多く行 い。反対症的からは少なのにエッチング (森社) モ行っ た。また、セメッキに代え、オメッキやパラジウムメッ - 10 -キでもあい。上記のリードフレームの日正方氏は、1ヶ の中毒は気圧を作祭するために必要なリードフレーム! グの製造方法であるが、油末は生食性の色から、リード フレーム無はモエッテングのまてもは、何2にボナリー ドフレームを観念機器付けした状態で作句し、上記の工 姓を行う。この場合は、図2にボザガ於第205の一郎 に運用する仲間(世示していない) モリードフレームの 外側に受けて延付けせせとする。

【0011】 次に、上足のようにして作者されたリードフレームを果いた、本見明の解除対止型半端体状態の製 18 連次性の実施研を部にそって放射する。図4は、土実施機能解計止型半端体に基の転達工性を示すものである。図3に示すようにして作取されたリードフレーム400の外部電子部402元成節(反節)と対向する意思に、ポリイミド系無理化型の発験性質が(テープ)401(日立化成状式を登録、HM122C)を、400°C。6Kg/m'で1、0か発圧をして貼りつけた(図4(a))。この状態の平距回を図5に示す。この後行ち止き企型405人、4053にて(図4(b)) 対向する内部維予部の先端底を選結する選及部403と、10両での部分の発性理をは(テープ)401とそ行ちばいた。(図4(c))

次いで、外わりちはをおよび圧を点を型406人、4068年末い、外わぎ404をさび不変の部分を切り起す (翻4(d))と取用に、純単性を以404を介して本体体展子407上にリード番408の急圧をを行った。 (翻4(e))

角。この個4(d)に果す。日花リードと選絡してリードフレーム会体を支えている方には2004を含む不要の 個分を切り難しは、個別好止した性に行っても良い。こ (d) の場合には、選集の事意リードフレームを用いたQFP パマケージ等のようにデムバー(個示していない)を取 けると良い。リードは410を申請を基子411へ存在 した後。ワイヤー414により、中の成立様子410人と を選集的に経典した。(個4(f)) その後、所定の会型を用い、エボキシ系の管理415で リード部410の方面位子部4108のみを成出させ で、全体を対止した。(個4(e))

ここでは、異点の変型(日本していない)を思いたが

が定り面(かお菓子町)も見しむなり止てされば、までして金製は必要としない。ないで、森田されているのの 以子郎410日上に年田ペーストをスクリーンい制により生不し、中田(ペースト)からならが飲み組を16を 作製し、本見頃の製物別入止製を確保状態を作製した。 (即4(6))

ŧ

中、半田からなられば女様も16の作品は、スクリーンの別に確定されるものではなく、リフローまたはボッチイング写でも、色質器度と半端は基定との作品にど至な 果の半田が持られれば真い。

#### [0012]

#### 【四部の京年な良味】

【南1】 実際何の複数別入型半温作を配の組成が名配及 び質解成功節

【日2】天馬何のリードフレームの平田田

【召3】 共写的のリードフレームの収益工程器

【四4】大馬町の脚部対止翌年将井京県の製造工会部


(図5) 実験的のリードフレームに地島性育材を辿りつけた状品の平面図


#### (BEODE)


	【符号の証明】	
0	100	<b>医器对止型牛蛋牛品包</b>
	101	. 华基市里子
	101A	総子郎 (パッド部)
	102	リード雪
	1 0 2 A	
	1 0 2 B	外部电子器
	1 0 2 C	は吹り一ド車
	103	744
	104	<b>化放放电</b> 机
	1 0 5	
	106	半日 (ベースト) からなるガギ
	<b>写报</b>	
	200	リードフレーム
	2 0 1	<b>内界唯干部</b>
	202	为实现干部
	2 0 3	な此リード系
	204	208
	205	7 A E
	300	リードフレームまれ
	301	レジスト

	•		
3 0 3 A	内部准子的		10
3038	方 据 3 字 g.	405A. 405E	17 5 0 2 £ 2
3 0 4	海内区	406A. 406B	SENSUE STUCERES
305	まメッキ 配	4 1 0	y-ru
3 0 6	7. IC II	4 1 0 A	內 縣政子皇
4 0 0	ソードフレーム	4 1 0 B	<b>外就双手就</b>
401	地位性単位 (テープ)	4 ) O C	技能リードボ
4 0 2	外數兩子紙	4 1 1	字
4 0 3	五世歌	4 1 1 A	フィャー
	~ <del>~ ~ ~</del>	4 1 5	E D

(81)







#### Japanese Patent Laid-Open Publication No. Heisei 8-125066

#### (TITLE OF THE INVENTION)

Resin Encapsulated Semiconductor Device, Lead Frame

5 Used Therein, and Fabrication Method for the Resin

Encapsulated Semiconductor Device

#### [CLAIMS]

15

- A resin encapsulated semiconductor device
   comprising:
  - a semiconductor chip;
  - a plurality of leads fixedly attached to a terminalend surface of the semiconductor chip by an insulating
    adhesive interposed between the semiconductor chip and the
    leads, each of the leads including integral portions, that
    is, an inner terminal portion adapted to be electrically
    connected to an associated one of terminals of the
    semiconductor chip, an outer terminal portion extending
    outwardly in a direction orthogonal to the terminal-end
    surface of the semiconductor chip and adapted to be
    connected to an external circuit, and a connecting lead
    portion adapted to connect the inner and outer terminal
    portions to each other; and
- outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of

solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate.

- 2. The resin encapsulated semiconductor device according to claim 1, wherein the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets.
- 3. A lead frame comprising:

- portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other;
- each of the outer terminal portions of the leads
  being protruded in a direction orthogonal to a lead frame

surface via an associated one of the connecting lead portions;

the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively;

connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs; and

an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame.

10

15

20

25

4. A method for fabricating a semiconductor device including a semiconductor chip, a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive-interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit,

and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate, comprising the steps of:

(A) fabricating a lead frame including a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other, each of the outer terminal portions of the leads being protruded in a direction orthogonal to a lead frame surface via an associated one of the connecting lead portions, - the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively, connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs, and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form

10

15

20

25

an integral structure together, thereby protecting the entire portion of the lead frame;

- (B) applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor whip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween;
- (C) cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the cut-off portions;
- (D) wire-bonding the terminals of the semiconductor chip with tips of the inner terminal portions mounted on the semiconductor chip, and encapsulating the semiconductor chip and the lead frame by a resin while allowing a surface of the lead frame toward the outer terminal portions to be externally exposed; and
- (E) forming outer electrodes made of solder on the exposed lead frame surface toward the outer terminal portions.

20

10

# (DETAILED DESCRIPTION OF THE INVENTION) [FIELD OF THE INVENTION]

The present invention relates to a resin encapsulated semiconductor device (plastic package) in which a semiconductor chip is packaged, and more particularly to a semiconductor device configured to achieve an improvement in mounting density or to have a multi-pinned structure and a method for manufacturing such a semiconductor device.

## 10 [DESCRIPTION OF THE PRICE ART]

5

15

20

25

Recently, semiconductor devices have been developed to have a higher integration degree and a higher performance by virtue of developments of techniques associated with an increase in integration degree and miniaturization and in pace with the tendency of electronic appliances to have a high performance and a light, thin, simple, and miniature structure. A representative example of such semiconductor devices is an ASIC of LSI. For instance, developments of resin encapsulated semiconductor device plastic packages have been advanced from surfacemounting packages such as SOJs (Small Outlined-Leaded Packages) or OFPs (Quad Flat Packages) to packages having a miniature structure mainly achieved in accordance with a thinness obtained by virtue of developments of TSOPs (Tin Small Outline Packages) or to LOC (Lead On Chip) structures

adapted to achieve an improvement in the chip packaging efficiency by virtue of developments of an internal threedimensional package structure. In addition to an increase in integration degree and improvement in performance, there has also been growing demand for an increase in the number pins, thickness, and miniaturization of encapsulated semiconductor packages. In the above mentioned conventional packages, however, there is a limitation in miniaturization because those packages have a structure in which leads are arranged around a chip. Similarly, leads are arranged around a chip in the case of miniature packages such as TSOPs. In such packages, there is also a limitation in increasing the number of pins due to the pin pitch used.

15

20

25

10

5

#### [SUBJECT MATTERS TO BE SOLVED BY THE INVENTION]

As mentioned above, there has been demand for an increase in integration degree and improvement in performance of resin encapsulated semiconductor devices. Also, there has also been growing demand for an increase in the number of pins, thickness, and miniaturization of resin encapsulated semiconductor packages. In such situations, the present invention makes it possible to increase the occupancy degree of a chip in a semiconductor package with a limited size while reducing the mounting area of the

semiconductor package on a circuit board to achieve a miniaturization of the resulting semiconductor device. That is, the present invention is adapted to provide a resin encapsulated semiconductor device capable of achieving an improvement in the mounting density thereof on a circuit board. Also, the present invention is adapted to achieve an increase in the number of pins which is difficult in miniature packages such as conventional TSOPs.

#### 10 [MEANS FOR SOLVING THE SUBJECT DATTERS]

5

15

20

25

The resin encapsulated semiconductor device of the present invention is characterized in that it comprises: a semiconductor chip; a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the

leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed, from a resin encapsulate. The above semiconductor device can be embodied into a BGA (Ball Grid Array) type resin encapsulated semiconductor device by arranging a plurality of leads each having an inner terminal portion and an outer terminal portion integral with each other in a twodimensional fashion on the terminal-end surface of the semiconductor chip and forming the outer electrodes in the form of solder balls.

5

10

25

The above semiconductor device is also characterized in that the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end 15 surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed 20 between the two facing lead sets. The lead frame of the present invention is characterized in that it comprises: a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of semiconductor chip, an outer terminal portion adapted to be

connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; each of the outer terminal portions of the leads being protruded in a direction orthogonal to a lead frame surface via an associated one of the connecting lead portions; the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively; connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs; and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame. The above lead frame can be embodied into a lead frame for a BGA (Ball Grid Array) type resin encapsulated semiconductor device by arranging a plurality of leads each having an inner terminal portion and an outer terminal portion integral with each other in a two-dimensional fashion on the terminal-end surface of the semiconductor chip and forming the outer electrodes in the. form of solder balls.

5

10

15

20

25

The present invention is also characterized by a method for fabricating a semiconductor device including a semiconductor chip, a plurality of leads fixedly attached

5

10

15

20

25

to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the leads being externally exposed from a resin encapsulate, comprising the steps of: (A) fabricating a lead frame including a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other, each of the outer terminal portions of the leads being protruded in a direction orthogonal to a

lead frame surface via an associated one of the connecting lead portions, the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively, connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs, and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame; (B) applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween; (C) cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the cut-off portions; (D) wire-bonding the terminals of the semiconductor chip with tips of the inner terminal portions mounted on the semiconductor chip, and

5

10

15

20

25

 $\tilde{\gamma}_{i,j} = \sum_{j \in \mathcal{J}_{i,j}, j \in \mathcal{I}_{i,j}} \varphi_{i,j,j}$ 

encapsulating the semiconductor chip and the lead frame by a resin while allowing a surface of the lead frame toward the outer terminal portions to be externally exposed; and (E) forming outer electrodes made of solder on the exposed lead frame surface toward the outer terminal portions.

#### [FUNCTIONS]

5

10

15

20

25

With the above mentioned configuration, the resin encapsulated semiconductor device of the present invention can increase the occupancy degree of the chip while achieving a miniaturization thereof. That is, the resin encapsulated semiconductor device is capable of reducing the mounting area thereof on a circuit board and achieving an improvement in the mounting density thereof on the circuit board. In particular, the present invention achieves a miniaturization of the semiconductor device by fixedly attaching a plurality of leads each including an inner terminal portion and an outer terminal portion integral with each other to a surface of a semiconductor chip by an insulating adhesive layer interposed between the semiconductor chip and the leads; and connecting outer electrodes made of solder to the outer terminal portions, respectively. Also, the present invention achieves an increase in the number of pins in the semiconductor device by arranging the outer electrodes made of solder in a two-

dimensional fashion on a plane parallel to the surface of the semiconductor chip. Where the outer electrodes made of solder are formed in the form of solder balls and arranged in a two-dimensional fashion, a BGA type semiconductor device capable of achieving an increase in the number of pins can be obtained. In the above semiconductor device. the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets. Thus, the semiconductor device has a simple structure suitable in regard to productivity. The lead frame of the present invention makes it possible to fabricate the above mentioned resin encapsulated semiconductor device by virtue of there above mentioned configuration thereof. However, this lead frame can be fabricated using a half etching method during an etching process as used for conventional lead frames. The method for fabricating a resin encapsulated semiconductor device in accordance with the present invention involves the steps of applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out

5

. 20

15

20

the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween, and cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the Thus, a plurality of leads each cut-off portions. including an inner terminal portion and an outer terminal portion integral with each other are mounted on a semiconductor chip. Accordingly, the present invention makes it possible to achieve a miniaturization of In accordance with the present semiconductor devices. invention, it is also possible to fabricate a resin encapsulated semiconductor device having an -increased number of pins.

20

25

5

10

15

### (EMBODIMENTS)

Hereinafter, embodiments of the present invention associated with resin encapsulated semiconductor devices will be described in conjunction with the annexed drawings.

Fig. 1A is a cross-sectional view schematically

illustrating a resin encapsulated semiconductor device according to an embodiment of the present invention. Fig. 1B is a perspective view illustrating an essential part of the resin encapsulated semiconductor device. Figs. 1A and the reference numeral 100 denotes the resim encapsulated semiconductor device, 101 a semiconductor chip, 102 leads, 102A inner terminal portions, 102B outer terminal portions, 102C connecting lead portions, 101A contacts (pads), 103 wires, 104 an insulating adhesive, 105 a resin encapsulate, 106 outer electrodes made of solder (paste), respectively. The resin encapsulated semiconductor device according to this embodiment fabricated using a lead frame which will be described hereinafter. In this resin encapsulated semiconductor device, a plurality of L-shaped leads 102, each of which has an inner terminal portion 102A and an outer terminal portion 102 integral with each other, are mounted on a semiconductor chip 101 by means of an insulating adhesive 104. An outer electrode 106, which is made of solder, is attached to each outer terminal portion 102B. electrode 106 is outwardly protruded from encapsulate 105. The resin encapsulated semiconductor device configured as mentioned above has a package area substantially equal to the entire area thereof. When this semiconductor device is mounted on a circuit board, the

5

10

15

20

solder is melted and then solidified to allow the outer terminal portions 102B to be electrically connected to an external circuit. In the resin encapsulated semiconductor device according to the illustrated embodiment, contacts (pads) 101A provided at the semiconductor chip 101 are arranged in pairs along a center line L of semiconductor chip 101 at opposite sides of the center line L in such a fashion that contacts included in each contact pair face each other. The outer terminal portion 102B of each lead is spaced apart from the inner terminal portion 102A of the lead. Between the inner and outer terminal portions 102A and 102B, a connecting lead portion 102C is interposed. The connecting lead portion 102C of each lead is bent in a direction orthogonal to the major surface of the semiconductor chip at a position near an associated one of the side surfaces of the semiconductor chip 101, so that it has an L shape. In each lead, the outer terminal portion 102B is arranged at an end of the connecting lead portion 102C. The outer terminal portions 102B of the leads are arranged in a one-dimensional fashion on a plane parallel to the major surface of the semiconductor chip That is, the outer terminal portions 102B are arranged in two lines at opposite sides of the center line As mentioned above, one outer electrode 106 made of solder is connected to the outer terminal portion 102B of

5

10

15

20 .

each lead and outwardly exposed from the resin encapsulate 105.

For the insulating adhesive 104, a polyimide-based thermoplastic adhesive having a thickness of 100 µm (HM122C manufactured by Hitachi Chemical Co., Ltd.) is preferably used. Alternatively, a silicon denaturalized polyimide adhesive (ITA1715 manufactured by Sumitomo Bakelite Co., Ltd.) or a thermosetting adhesive (HG5200 manufactured by Tomoekawa Papermaking Co., Ltd.) may be used. Although ou'er electrodes made of solder paste are used in the illustrated embodiment, solder balls may be used.

5

10

15

20

25

mentioned above, the resin As encapsulated device according the semiconductor to illustrated embodiment has a package area substantially equal to the entire area thereof. That is, the illustrated embodiment of the present invention provides a package having a compact structure in regard to area. In accordance with the present invention, a thinned package structure can also be provided in that it is also possible to reduce the package thickness to about 1.0 mm or less. Although the outer electrodes have been described as being arranged in two lines along the contacts (pads) of the semiconductor chip, they may be arranged in a two-dimensional fashion. This is achieved by arranging contacts of the semiconductor chip in a two-dimensional fashion. On the surface of the

semiconductor chip arranged with those contacts, a plurality of terminal sets each having an inner terminal and outer terminal integral with each other are arranged in a two-dimensional fashion. In this case, it is possible to fabricate a semiconductor device using a semiconductor chip with an increased number of pins.

An embodiment of the present invention associated with a lead frame will now be described. The lead frame according to this embodiment is adapted to be used in the above mentioned semiconductor device. Fig. 2 is a plan view of the lead frame according to this embodiment. Fig. 2, the reference numeral 200 denotes a lead frame, 201 inner terminal portions, 202 outer terminal portions, 203 connecting lead portions, 204 a connecting portion, and 205 an outer frame portion, respectively. The lead frame is made of 42 ALLOY (namely, an Fe alloy containing 42% Ni). The lead frame has a thickness of 0.05 mm at its thinner portion, that is, the inner terminal portions, and a thickness of 0.2 mm at its thicker portion, that is, the outer terminal portions. The connecting portion, which connects facing tips of the inner terminal portions to each other, has a thickness of 0.05 mm corresponding to that of the thinner portion. This connecting portion has a structure capable of allowing an easy punching thereof in the fabrication of the semiconductor device, as described

10

15

20

hereinafter. Although the outer terminal portions 202 have a ball shape in the illustrated embodiment, they are not limited to this shape. Also, although the lead frame has been described as being made of the 42 ALLOY, it is not limited to this material. For the lead frame, a copper-based alloy may be used.

5

10

15

20

Now, fabrication of the lead frame according to the illustrated embodiment will be described in brief. Fig. 4 illustrates a process for fabricating the lead frame according to the illustrated embodiment. First, a lead frame blank 300 having a thickness of 0.2 mm was prepared which is made of a 42 ALLOY (an Fe alloy containing 42% Ni). The prepared lead frame blank 300 was then subjected to a cleaning process, thereby removing grease from the surfaces thereof (Fig. 3a). Subsequently, photoresist films 301 were coated over both surfaces of the lead frame blank 300, respectively. The coated photoresist films 301 were then dried (Fig. 3b).

Using desired pattern plates, the photoresist films 301 on both surfaces of the lead frame blank 300 were exposed to light at their desired portions. A developing process was then conducted to the light-exposed photoresist films 301, thereby forming photoresist patterns 301A.

For the photoreist films, a negative liquid-phase resist (PMER resist) manufactured by Tokyo Ohka Co., Ltd.

was used. Using the resist patterns 301A as anti-etch films, the lead frame blank 300 was subjected to a spray etching process at both surfaces thereof. The spray etching process was conducted using a ferric chloride solution of 48 BAUME at 57 °C. Thus, a lead frame having a structure of Fig. 2a was obtained (Fig. 3d). Fig. 2a is a plan view of the lead frame. Fig. 2b is a cross-sectional view taken along the line A1 - A2 of Fig. 2a. Thereafter, the remaining photoresist thin films were peeled off. The resulting structure was then subjected to a cleaning process. A gold plating process was subsequently conducted for desired portions of the lead frame, that is, regions including inner terminal portions (Fig. 3e).

5

10

15

20

25

In the fabrication process of the lead frame, the etching process was conducted with a large etch depth at one major surface of the lead frame blank where outer terminal portions are to be formed, and with a small etch depth at the other major surface of the lead frame. place of the gold plating, silver or palladium plating may be utilized. The above mentioned lead frame fabrication process is adapted to manufacture a single lead frame required for the manufacture of a single semiconductor device. In terms of productivity, however, the etching process is conducted for lead frame units each corresponding to the single lead frame shown in Fig. 2. To

this end, a frame member (not shown) is provided at a desired portion of the peripheral edge of the lead frame so as to connect a desired part of the outer frame portion 205 shown in Fig. 2 to a corresponding one of an adjacent lead frame.

5

10

15

20

Using the lead frame fabricated as mentioned above, the resin encapsulated semiconductor device according to the present invention was fabricated. Now, a method for fabricating the resin encapsulated semiconductor device in accordance with an embodiment of the present invention will be described. Fig. 4 illustrates the method fabricating the resin encapsulated semiconductor device in accordance with the embodiment of the present invention. A polyimide-based thermosetting insulating adhesive (tape) 401 (HM122C manufactured by Hitachi Chemical Co., Ltd.) was applied to one surface, formed with the outer terminal portions 402, of the lead frame 400 fabricated as in Fig. 3 and the outer surface of the lead frame 400 using a hot pressing process conducted at 400 °C and 6 Kg/m² for 1.0 second Fig. 4a). The resulting structure is shown in Fig. 5 which is a plan view. Thereafter, the connecting portions 403 connecting facing tips of the inner terminal portions were punched using punching dies 405A and 405B (Fig. 4b). Also, portions of the insulating adhesive

•

(tape) corresponding to those connecting portions 403 were punched (Fig. 4c)

Subsequently, unnecessary portions of the lead frame including the outer frame 404 were cut off using outer frame punching and pressing dies 406A and 406B (Fig. 4d). The lead frame was then bonded to a semiconductor chip 407 at its leads 410 under pressure while applying heat (Fig. 4e).

5

10

15

20

The process for cutting off the unnecessary portion of the lead frame including the outer frame 404 supporting the entire portion of the lead frame along with the connecting lead portion, as shown in Fig. 4d, may be carried out after an resin encapsulating process. In this case, dam bars (not shown) are preferably provided, as in QFP packages typically using a lead frame having a single layer structure. After the mounting of the leads 410 on the semiconductor chip 411, the inner terminal portion 410 of each lead 410 was electrically connected to an associated one of terminals (pads) 411A of the semiconductor chip 411 (Fig. 4f).

Subsequently, an epoxy-based resin 415 was molded to encapsulate the resulting structure while exposing the outer terminal portions 410B of the leads 410 using a desired mold (Fig. 4g).

Although a specific mold (not shown) was used for the above process in the illustrated case, use of such a die may be unnecessary in so far as the resin encapsulating process can be conducted under the condition in which desired portions (outer terminal portions) of the lead frame are left. Thereafter, a solder paste was coated on the exposed outer terminal portions 4108 in accordance with a screen printing process, thereby forming outer electrodes 416 made of solder (paste). Thus, the fabrication of the resin encapsulated semiconductor device according to the present invention was achieved (Fig. 4h).

Although the formation of the outer electrodes 416 made of solder has been described as being achieved using a screen printing process, it may be achieved using a reflow or bonding process in so far as an amount of solder required for a connection of the semiconductor device to a circuit board is obtained.

## (EFFECTS OF THE INVENTION)

10

15

As apparent from the above description, the present invention makes it possible to increase the occupancy degree of a semiconductor chip in a semiconductor package in situations requiring new resin encapsulated semiconductor devices having a highly integrated structure while exhibiting a high performance. The present invention

also makes it possible to reduce the area of the semiconductor device on a circuit board in order to cope with a compactness of the semiconductor device. That is, the present invention can provide a semiconductor device capable of achieving an improvement in the mounting density on a circuit board. At the same time, the present invention can provide a resin encapsulated semiconductor device having a new multipinned structure which could not be realized in compact packages such as conventional TSOPs.

# This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

# **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

| BLACK BORDERS
| IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
| FADED TEXT OR DRAWING
| BLURRED OR ILLEGIBLE TEXT OR DRAWING
| SKEWED/SLANTED IMAGES
| COLOR OR BLACK AND WHITE PHOTOGRAPHS
| GRAY SCALE DOCUMENTS
| LINES OR MARKS ON ORIGINAL DOCUMENT
| REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

# IMAGES ARE BEST AVAILABLE COPY.

OTHER:

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.